


8		7		6		5		4		3		2		1			
D	PAGE	CONTENTS			PAGE	CONTENTS			Toledo SoC FAB E Retail REV 1.03								
	1	COVER PAGE			41	VREGS: V_GFXCORE OUTPUT PHASE 5 & 6											
	2	SOC: PCIE, CLOCKS			42	VREGS: V_GFXCORE OUTPUT PHASE 7											
	3	SOC: AUDIO, VIDEO			43	VREGS: V_CPUCORE OUTPUT											
	4	SOC: POWER: MEMIO, MEMPHY, SOC, MISC			44	VREGS: V_MEMIO, V_MEMPHY, V_SOC CONTROLLER											
	5	SOC: POWER: GFXCORE			45	VREGS: V_MEMIO, V_MEMPHY, V_SOC SENSE											
	6	SOC: POWER: CPUCORE			46	VREGS: V_MEMPHY OUTPUT											
	7	SOC: POWER: VSS			47	VREGS: V_MEMIO OUTPUT											
	8	SOC: POWER: VSS			48	VREGS: V_SOC OUTPUT											
	9	SOC: POWER: VSS			49	VREGS: V_3P3STBY_SOC											
C	10	SOC: MEMORY: PARTITION A & B			50	VREGS: V_SOC1P8, V_DRAM1P8											
	11	SOC: MEMORY: PARTITION C & D			51	VREGS: V_SOCPHY, V_FUSE											
	12	SOC: MEMORY: PARTITION E & F			52	CLOCK: PCIE 100MHZ SS											
	13	SOC: MEMORY: PARTITION G & H			53	CLOCK: PCIE 100MHZ NS											
	14	SOC: MEMORY: PARTITION I & J			54	MARGIN: V_SOCPHY, V_SOC1P8, V_DRAM1P8											
	15	SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE			55	MONITOR: V_SOC1P8, V_SOCPHY, V_12P0_SOC, V_DRAM1P8											
	16	SOC: DECOUPLING			56	MONITOR: M.2, CFEXPRESS											
	17	SOC: DECOUPLING			57	DEBUG: VR HEADERS, TEST POINTS, CONNECTORS											
	18	SOC: DECOUPLING			58	LABELS AND MOUNTING											
	19	MEMORY: GDDR6 CHANNEL A: 8GB			59	BOM DEFINITIONS											
B	20	MEMORY: GDDR6 CHANNEL B: 16GB			RULES: (APPLIED WHEN POSSIBLE) 1. MSB TO LSB IS TOP TO BOTTOM 2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT 3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING 4. AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS 5. LANED SIGNALS ARE GROUPEd ON SYMBOLS 6. TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS 7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES 8. SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS 9. UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE 10. SUFFIX N FOR ACTIVE LOW OR N JUNCTION 11. SUFFIX P FOR P JUNCTION 12. SUFFIX EN FOR ENABLE 13. CLK FOR CLOCKS, RST FOR RESETS 14. PWRGD FOR POWER GOOD 15. REV AND FAB ARE SET USING CUSTOM VARIABLES TOOLS>OPTIONS>VARIABLES												
	21	MEMORY: GDDR6 CHANNEL C: 8GB															
	22	MEMORY: GDDR6 CHANNEL D: 16GB															
	23	MEMORY: GDDR6 CHANNEL E: 16GB															
	24	MEMORY: GDDR6 CHANNEL F: 16GB															
	25	MEMORY: GDDR6 CHANNEL G: 16GB															
	26	MEMORY: GDDR6 CHANNEL H: 8GB															
	27	MEMORY: GDDR6 CHANNEL I: 16GB															
	28	MEMORY: GDDR6 CHANNEL J: 8GB															
	29	MEMORY: SPI FLASH															
A	30	HDMI: VIDEO OUT															
	31	HDMI: LOAD SWITCHES															
	32	CONN: BOARD TO BOARD															
	33	CONN: POWER															
	34	CONN: M.2															
	35	CONN: SPDIF, CFEXPRESS															
	36	VREGS: V_3P3_GATED, V_3P3_CFX															
	37	VREGS: INPUT FILTERS															
	38	VREGS: V_CPUCORE, V_GFXCORE CONTROLLER															
	39	VREGS: V_GFXCORE OUTPUT PHASE 1 & 2															
40	VREGS: V_GFXCORE OUTPUT PHASE 3 & 4																
8		7		6		5		4		3		2		1			
MICROSOFT CONFIDENTIAL												PROJECT NAME Toledo SoC		PAGE 1/59	CSA PAGE 1/59	FAB E Retail	VER 1.03



8

7

6

5

4

3

2

1


D

C

B

A


SOC: AUDIO, VIDEO



HDMI TO DP SIGNAL MAPPING

DVI PCB ROUTING ORDERING	DP PCB ROUTING ORDERING	PIN NAME
TMDS CLOCK -	DP LANE 3 -	DP0_TX3_N
TMDS CLOCK +	DP LANE 3 +	DP0_TX3_P
TMDS DATA0 -	DP LANE 2 -	DP0_TX2_N
TMDS DATA0 +	DP LANE 2 +	DP0_TX2_P
TMDS DATA1 -	DP LANE 1 -	DP0_TX1_N
TMDS DATA1 +	DP LANE 1 +	DP0_TX1_P
TMDS DATA2 -	DP LANE 0 -	DP0_TX0_N
TMDS DATA2 +	DP LANE 0 +	DP0_TX0_P

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




FB714, FB713 ARE FILTER STUFFING OPTIONS

IN CASE VDD18/SOC1P8 IS SENSITIVE TO RIPPLE VOLTAGE

THIS IS NOT EXPECTED TO BE NEEDED AS AMD HAS SINCE

PROVIDED A RIPPLE VOLTAGE REQUIREMENT OF <30MV PK-PK




SOC: POWER: GFXCORE

Diagram showing three GFXCORE blocks (U1, U2, U3) connected to a common V_GFXCORE power supply. Each block is labeled ARDEN 17 OF 35 VDD_GFX, ARDEN 18 OF 35 VDD_GFX, and ARDEN 19 OF 35 VDD_GFX respectively. The blocks are connected to a common V_GFXCORE power supply. The diagram includes a detailed pinout for each block, showing connections to V_GFXCORE, GND, and various signal pins (BT, BR, BP, BN, BM, BL, BF, BA, AY, VDD_GFX).

Pinout details for each block:

- Block 1 (ARDEN 17 OF 35 VDD_GFX):** Pins include BT21, BT23, BT25, BT27, BT29, BT31, BT33, BT35, BT37, BT39, BR21, BR22, BR23, BR25, BR26, BR27, BR29, BR30, BR31, BR33, BR34, BR35, BR37, BR38, BR39, BR40, BP22, BP24, BP26, BP28, BP30, BP32, BP34, BP36, BP38, BP40, BN22, BN24, BN26, BN28, BN30, BN32, BN34, BN36, BN38, BN40, BM21, BM23, BM25, BM27, BM29, BM31, BM33, BM35, BM37, BM39, BM41, BL21, BL23, BL25, BL27, BL29, BL31, BL33, BL35, BL37, BL39, BL41, BL43, BL45, BL47, BL49, BL51, BL53, BL55, BL57, BL59, BL61, BL63, BL65, BL67, BL69, BL71, BL73, BL75, BL77, BL79, BL81, BL83, BL85, BL87, BL89, BL91, BL93, BL95, BL97, BL99, BL101, BL103, BL105, BL107, BL109, BL111, BL113, BL115, BL117, BL119, BL121, BL123, BL125, BL127, BL129, BL131, BL133, BL135, BL137, BL139, BL141, BL143, BL145, BL147, BL149, BL151, BL153, BL155, BL157, BL159, BL161, BL163, BL165, BL167, BL169, BL171, BL173, BL175, BL177, BL179, BL181, BL183, BL185, BL187, BL189, BL191, BL193, BL195, BL197, BL199, BL201, BL203, BL205, BL207, BL209, BL211, BL213, BL215, BL217, BL219, BL221, BL223, BL225, BL227, BL229, BL231, BL233, BL235, BL237, BL239, BL241, BL243, BL245, BL247, BL249, BL251, BL253, BL255, BL257, BL259, BL261, BL263, BL265, BL267, BL269, BL271, BL273, BL275, BL277, BL279, BL281, BL283, BL285, BL287, BL289, BL291, BL293, BL295, BL297, BL299, BL301, BL303, BL305, BL307, BL309, BL311, BL313, BL315, BL317, BL319, BL321, BL323, BL325, BL327, BL329, BL331, BL333, BL335, BL337, BL339, BL341, BL343, BL345, BL347, BL349, BL351, BL353, BL355, BL357, BL359, BL361, BL363, BL365, BL367, BL369, BL371, BL373, BL375, BL377, BL379, BL381, BL383, BL385, BL387, BL389, BL391, BL393, BL395, BL397, BL399, BL401, BL403, BL405, BL407, BL409, BL411, BL413, BL415, BL417, BL419, BL421, BL423, BL425, BL427, BL429, BL431, BL433, BL435, BL437, BL439, BL441, BL443, BL445, BL447, BL449, BL451, BL453, BL455, BL457, BL459, BL461, BL463, BL465, BL467, BL469, BL471, BL473, BL475, BL477, BL479, BL481, BL483, BL485, BL487, BL489, BL491, BL493, BL495, BL497, BL499, BL501, BL503, BL505, BL507, BL509, BL511, BL513, BL515, BL517, BL519, BL521, BL523, BL525, BL527, BL529, BL531, BL533, BL535, BL537, BL539, BL541, BL543, BL545, BL547, BL549, BL551, BL553, BL555, BL557, BL559, BL561, BL563, BL565, BL567, BL569, BL571, BL573, BL575, BL577, BL579, BL581, BL583, BL585, BL587, BL589, BL591, BL593, BL595, BL597, BL599, BL601, BL603, BL605, BL607, BL609, BL611, BL613, BL615, BL617, BL619, BL621, BL623, BL625, BL627, BL629, BL631, BL633, BL635, BL637, BL639, BL641, BL643, BL645, BL647, BL649, BL651, BL653, BL655, BL657, BL659, BL661, BL663, BL665, BL667, BL669, BL671, BL673, BL675, BL677, BL679, BL681, BL683, BL685, BL687, BL689, BL691, BL693, BL695, BL697, BL699, BL701, BL703, BL705, BL707, BL709, BL711, BL713, BL715, BL717, BL719, BL721, BL723, BL725, BL727, BL729, BL731, BL733, BL735, BL737, BL739, BL741, BL743, BL745, BL747, BL749, BL751, BL753, BL755, BL757, BL759, BL761, BL763, BL765, BL767, BL769, BL771, BL773, BL775, BL777, BL779, BL781, BL783, BL785, BL787, BL789, BL791, BL793, BL795, BL797, BL799, BL801, BL803, BL805, BL807, BL809, BL811, BL813, BL815, BL817, BL819, BL821, BL823, BL825, BL827, BL829, BL831, BL833, BL835, BL837, BL839, BL841, BL843, BL845, BL847, BL849, BL851, BL853, BL855, BL857, BL859, BL861, BL863, BL865, BL867, BL869, BL871, BL873, BL875, BL877, BL879, BL881, BL883, BL885, BL887, BL889, BL891, BL893, BL895, BL897, BL899, BL901, BL903, BL905, BL907, BL909, BL911, BL913, BL915, BL917, BL919, BL921, BL923, BL925, BL927, BL929, BL931, BL933, BL935, BL937, BL939, BL941, BL943, BL945, BL947, BL949, BL951, BL953, BL955, BL957, BL959, BL961, BL963, BL965, BL967, BL969, BL971, BL973, BL975, BL977, BL979, BL981, BL983, BL985, BL987, BL989, BL991, BL993, BL995, BL997, BL999, BL1001, BL1003, BL1005, BL1007, BL1009, BL1011, BL1013, BL1015, BL1017, BL1019, BL1021, BL1023, BL1025, BL1027, BL1029, BL1031, BL1033, BL1035, BL1037, BL1039, BL1041, BL1043, BL1045, BL1047, BL1049, BL1051, BL1053, BL1055, BL1057, BL1059, BL1061, BL1063, BL1065, BL1067, BL1069, BL1071, BL1073, BL1075, BL1077, BL1079, BL1081, BL1083, BL1085, BL1087, BL1089, BL1091, BL1093, BL1095, BL1097, BL1099, BL1101, BL1103, BL1105, BL1107, BL1109, BL1111, BL1113, BL1115, BL1117, BL1119, BL1121, BL1123, BL1125, BL1127, BL1129, BL1131, BL1133, BL1135, BL1137, BL1139, BL1141, BL1143, BL1145, BL1147, BL1149, BL1151, BL1153, BL1155, BL1157, BL1159, BL1161, BL1163, BL1165, BL1167, BL1169, BL1171, BL1173, BL1175, BL1177, BL1179, BL1181, BL1183, BL1185, BL1187, BL1189, BL1191, BL1193, BL1195, BL1197, BL1199, BL1201, BL1203, BL1205, BL1207, BL1209, BL1211, BL1213, BL1215, BL1217, BL1219, BL1221, BL1223, BL1225, BL1227, BL1229, BL1231, BL1233, BL1235, BL1237, BL1239, BL1241, BL1243, BL1245, BL1247, BL1249, BL1251, BL1253, BL1255, BL1257, BL1259, BL1261, BL1263, BL1265, BL1267, BL1269, BL1271, BL1273, BL1275, BL1277, BL1279, BL1281, BL1283, BL1285, BL1287, BL1289, BL1291, BL1293, BL1295, BL1297, BL1299, BL1301, BL1303, BL1305, BL1307, BL1309, BL1311, BL1313, BL1315, BL1317, BL1319, BL1321, BL1323, BL1325, BL1327, BL1329, BL1331, BL1333, BL1335, BL1337, BL1339, BL1341, BL1343, BL1345, BL1347, BL1349, BL1351, BL1353, BL1355, BL1357, BL1359, BL1361, BL1363, BL1365, BL1367, BL1369, BL1371, BL1373, BL1375, BL1377, BL1379, BL1381, BL1383, BL1385, BL1387, BL1389, BL1391, BL1393, BL1395, BL1397, BL1399, BL1401, BL1403, BL1405, BL1407, BL1409, BL1411, BL141



87654321

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC


PAGE
6/59

CSA
PAGE
6/59

FAB
E Retali

VER
1.03

87654321



U1

ARDEN

28 OF 35

VSS

IC

AY38

VSS_AY38

AY40

VSS_AY40

AY42

VSS_AY42

AT13

VSS_AT13

AY46

VSS_AY46

AY48

VSS_AY48

AY50

VSS_AY50

AY52

VSS_AY52

AY54

VSS_AY54

AY56

VSS_AY56

AW1

VSS_AW1

AW3

VSS_AW3

AW5

VSS_AW5

AW7

VSS_AW7

AW9

VSS_AW9

AW14

VSS_AW14

AW16

VSS_AW16

AW18

VSS_AW18

AW20

VSS_AW20

AW22

VSS_AW22

AW24

VSS_AW24

AW26

VSS_AW26

AW28

VSS_AW28

AW30

VSS_AW30

AW32

VSS_AW32

AW34

VSS_AW34

AW36

VSS_AW36

AW38

VSS_AW38

AW40

VSS_AW40

AW42

VSS_AW42

AW44

VSS_AW44

AW49

VSS_AW49

AW51

VSS_AW51

AW53

VSS_AW53

AW55

VSS_AW55

AV2

VSS_AV2

AV4

VSS_AV4

AV6

VSS_AV6

AV8

VSS_AV8

AV12

VSS_AV12

AV13

VSS_AV13

AV15

VSS_AV15

AV17

VSS_AV17

AV19

VSS_AV19

AV21

VSS_AV21

AV23

VSS_AV23

AV25

VSS_AV25

AV27

VSS_AV27

AV29

VSS_AV29

AV31

VSS_AV31

AV33

VSS_AV33

AV35

VSS_AV35

AV37

VSS_AV37

AV39

VSS_AV39

AV41

VSS_AV41

AV43

VSS_AV43

AV45

VSS_AV45

AV50

VSS_AV50

AV52

VSS_AV52

AV54

VSS_AV54

AV56

VSS_AV56

AU1

VSS_AU1

VSS_AU3

VSS_AU5

VSS_AU7

VSS_AU9

VSS_AU10

VSS_AU44

VSS_AU15

VSS_AU17

VSS_AU19

VSS_AU21

VSS_AU23

VSS_AU25

VSS_AU27

VSS_AU29

VSS_AU31

VSS_AU33

VSS_AU35

VSS_AU37

VSS_AU39

VSS_AU41

VSS_AY43

VSS_AU46

VSS_AU49

VSS_AU51

VSS_AU53

VSS_AU55

VSS_AT2

VSS_AT4

VSS_AT6

VSS_AT8

VSS_AT11

VSS_AT13

VSS_AT16

VSS_AT18

VSS_AT20

VSS_AT22

VSS_AT24

VSS_AT26

VSS_AT28

VSS_AT30

VSS_AT32

VSS_AT34

VSS_AT36

VSS_AT38

VSS_AT40

VSS_AT42

VSS_AT44

VSS_AT47

VSS_AT48

VSS_AT50

VSS_AT52

VSS_AT54

VSS_AT56

VSS_AR1

VSS_AR3

VSS_AR5

VSS_AR7

VSS_AR9

VSS_AR12

VSS_AR14

VSS_AR16

VSS_AR18

AU3

AU5

AU7

AU9

AU10

AU44

AU15

AU17

AU19

AU21

AU23

AU25

AU27

AU29

AU31

AU33

AU35

AU37

AU39

AU41

AY43

AU46

AU49

AU51

AU53

AU55

AT2

AT4

AT6

AT8

AT11

AT13

AT16

AT18

AT20

AT22

AT24

AT26

AT28

AT30

AT32

AT34

AT36

AT38

AT40

AT42

AT44

AT47

AT48

AT50

AT52

AT54

AT56

AR1

AR3

AR5

AR7

AR9

AR12

AR14

AR16

AR18

M1090982-001

BGA2963

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

MICROSOFT

CONFIDENTIAL

PROJECT NAME

Toledo SoC

PAGE

7/59

CSA

PAGE

7/59

FAB

E Retali

VER

103

[illegible]

SOC: POWER: VSS

U1 ARDEN 33 OF 35 VSS IC

U1 ARDEN 34 OF 35 VSS IC

U1 ARDEN 35 OF 35 VSS IC



M1090982-001 BGA2963

M1090982-001 BGA2963



M1090982-001 BGA2963

MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 9/59	CSA PAGE 9/59	FAB E Retail	VER 1.03
---------------------------	----------------------------	--------------	---------------------	-----------------	-------------


SOC: MEMORY: PARTITION A & B




SOC: MEMORY: PARTITION C & D





SOC: MEMORY: PARTITION E & F




SOC: MEMORY: PARTITION G & H



SOC: MEMORY: PARTITION I & J



SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE



8 7 6 5 4 3 2 1

SOC: DECOUPLING

D

V_GFXCORE V_GFXCORE 22UF 0603 DECOUPLING (116)

V_GFXCORE V_GFXCORE 10UF 0603 DECOUPLING (53)

C

B

A

8 7 6 5 4 3 2 1

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC

PAGE
16/59

CSA
PAGE
16/59

FAB
E Retail

VER
103

SOC: DECOUPLING

The diagram illustrates the decoupling circuit for a System-on-Chip (SOC), organized into a grid with columns 1-8 and rows A-D. The circuit is divided into two main sections: V_GFXCORE and V_CPUCORE.

V_GFXCORE Decoupling:

- Row D:** V_GFXCORE 22UF 0603 DECOUPLING (53). Components: C1694, C1700, C1706, C1712, C1718, C1724, C1748, C670, C672, C678.
- Row C:** V_GFXCORE 22UF 0603 DECOUPLING (53). Components: C309, C333, C352, C443, C671, C673, C684, C685, C686, C687.
- Row B:** V_GFXCORE 22UF 0603 DECOUPLING (53). Components: C1673, C1675, C1677, C1679, C1681, C1683, C1685, C1687, C1689, C1691.
- Row A:** V_GFXCORE 22UF 0603 DECOUPLING (53). Components: C1674, C1676, C1678, C1680, C1682, C1684, C1686, C1688, C1690, C1692.
- Row A (Bottom):** V_GFXCORE 22UF 0603 DECOUPLING (53). Components: C330, C351, C389.

V_CPUCORE Decoupling:

- Row D:** V_CPUCORE 22UF 0603 DECOUPLING (61). Components: C1525, C1468, C1672, C1480, C1671, C1538, C1454, C1467, C1667, C1590.
- Row C:** V_CPUCORE 22UF 0603 DECOUPLING (61). Components: C1722, C1703, C1716, C308, C1721, C307, C1733, C1740, C1728, C1734.
- Row B:** V_CPUCORE 22UF 0603 DECOUPLING (61). Components: C1634, C1638, C1642, C1646, C1650, C1654, C1658, C1662, C1666, C1670.
- Row A:** V_CPUCORE 22UF 0603 DECOUPLING (61). Components: C1632, C1636, C1640, C1644, C1648, C1652, C1656, C1660, C1664, C1504.
- Row A (Bottom):** V_CPUCORE 22UF 0603 DECOUPLING (61). Components: C1512, C1635, C1639, C1643, C1647, C1651, C1655, C1659, C1663, C1526, C1479.

Additional V_CPUCORE Decoupling:

- Row D (Right):** V_CPUCORE 1UF 0201 DECOUPLING (4). Components: C151, C166, C167, C168.
- Row C (Right):** V_CPUCORE 10UF 0603 DECOUPLING (8). Components: C1513, C1492, C1546, C1586, C1466, C1478, C1585, C1493.

PRELIMINARY

MICROSOFT CONFIDENTIAL		PROJECT NAME Toledo SoC	PAGE 17/59	CSA PAGE 17/59	FAB E Retali	VER 103
---------------------------	--	----------------------------	---------------	----------------------	-----------------	------------

MEMORY: GDDR6 CHANNEL A: 8GB

D

C

B


A

D


C

B



A






MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1098563-001	IC	U1009,U1003,U1008,U1007,U1002,U1011	GDDR6, SAMSUNG, 16GB	GDDR6_SAMSUNG
M1108660-001	IC	U1004,U1012,U1005,U1006	GDDR6, SAMSUNG, 8GB	GDDR6_SAMSUNG
M1107532-001	IC	U1009,U1003,U1008,U1007,U1002,U1011	GDDR6, HYNIX, 16GB	GDDR6_HYNIX
M1108913-001	IC	U1004,U1012,U1005,U1006	GDDR6, HYNIX, 8GB	GDDR6_HYNIX
M1107537-001	IC	U1009,U1003,U1008,U1007,U1002,U1011	GDDR6, MICRON, 16GB	GDDR6_MICRON
M1107533-001	IC	U1004,U1012,U1005,U1006	GDDR6, MICRON, 8GB	GDDR6_MICRON



MEMORY: GDDR6 CHANNEL B: 16GB



CHANNEL B DECOUPLING
V_MEMIO: 2X22UF 0603 + 20X1UF 0201 PER CHANNEL



MEMORY: GDDR6 CHANNEL C: 8GB

D

C

B


A

D


C

B


A



MEMORY: GDDR6 CHANNEL D: 16GB




MEMORY: GDDR6 CHANNEL E: 16GB





[illegible]


MEMORY: GDDR6 CHANNEL G: 16GB





MEMORY: GDDR6 CHANNEL H: 8GB




MEMORY: GDDR6 CHANNEL I: 16GB





MEMORY: GDDR6 CHANNEL J: 8GB




CHANNEL J DECOUPLING
V_MEMIO: 2X22UF 0603 + 20X1UF 0201 PER CHANNEL








HDMI : LOAD SWITCHES




U82 IS MITIGATION FOR HDMI TMDS BACK-DRIVE CURRENT THROUGH Q621M RE-DRIVER


MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X912985-001	IC	U82	IC,SM,SOT23-5,STMP2151STR,PWR SW,1CH,0.5A	HDMI_LOAD_SWITCH_ST
X862402-001	IC	U82	IC,SM,SOT23-5,TPS2065DBVR,HI SIDE SW,1.5A	HDMI_LOAD_SWITCH_TI
X934019-001	IC	U82	IC,SM,SOT23-5,AP2151D,PWR SW,1CH,0.5A,DIODES QUAL	HDMI_LOAD_SWITCH_DIODES

CONN: BOARD TO BOARD






CONN: M.2



CONN: SPDIF, CFEXPRESS

CFX_PERST_N DRIVEN BY GPIO FROM MP2926
NCP803 RESET SUPERVISOR FOOTPRINT LEFT IN DESIGN AS BACKUP




Q166 PROVIDES LOGIC INVERSION
SPDIF DETECT IS ACTIVE LOW
SOC REQUIRES ACTIVE HIGH

VREGS: V_3P3_GATED, V_3P3_CFX

COMPARATOR 1 OF 2
V_3P3_GATED LOAD SWITCH
NOM.VOLTAGE: 3.3V
PEAK CURRENT: 3.0A


V_3P3_GATED POWERS M.2, CFEXPRESS, SPDIF,
SOC VDD3, CLOCK GENERATOR 3.3V



MXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X889324-001	FET	Q3	TRA-N-CNL, SM, WDFN8, 30 V, 44 AMH	FET_3P3GATED_ONSEMI
X875313-001	FET	Q3	FET, N-CH, 10MOHM, 30V, 37A, SM, WDFN8, TPN8R903, QUAL	FET_3P3GATED_TOSHIBA
M1128430-001	FET	Q3	TRA-N-CNL, SM, WDFN8, 8.8MOHM, 30V, 40A, BS2088N03LSGATMA1, QUAL	FET_3P3GATED_INFINEON

COMPARATOR 2 OF 2
V_3P3_CFX LOAD SWITCH
NOM.VOLTAGE: 3.3V
EDC: 2.5A
TDC: 1.5A

V_3P3_CFX_EN DRIVEN VIA GPIO FROM MP2926
COMPARATOR CIRCUIT LEFT IN AS BACKUP




GPA_EN	CFX_INS_N	GPA_EN_DIV	CFX_INS_N_DIV	ENABLE
3.3V	0V	2.2V	1.13V	3.3V
3.3V	3.3V	2.2V	3.3V	0V
0V	0V	0V	1.13V	0V
0V	3.3V	0V	3.3V	0V


MXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1033328-001	IC	U6	IC-PWR,HIGH SIDE PWR SWITCH,2.7-6V,3A,RICHT	LOAD_SWITCH_CFX_RICHTEK
M1122901-001	IC	U6	IC,SM,SOT25,LOAD_SWITCH,SINGLE CHANNEL,AP22814,DIODES	LOAD_SWITCH_CFX_DIODES

VREGS: INPUT FILTERS

GFX/CPU INPUT FILTER



MEMIO/MEMPHY/SOC INPUT CAPS



VREGS: V_CPUCORE, V_GFXCORE CONTROLLER

D

C

B


A

D

C

B

A




MP2855 I2C ADDRESS			
7-BIT BASE	R/W	I2C ADDR	8-BIT HEX
WRITE	010 0000	0	0X20
READ	010 0000	1	0X20

MP2855 RAIL ASSIGNMENTS	
RAIL 1:	V_GFXCORE (POWER GROUP B)
RAIL 2:	V_CPUCORE (POWER GROUP B)

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Toledo SoC	38/59	PAGE	E Re	tail.103


VREGS: V_GFXCORE OUTPUT PHASE 1 & 2




MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1067777-001	IC	U41,U52,U46,U48,U1000,U1001,U4,U55,U1013	IC-PWR, DC/DC CONV, MP86965	VR_GFXCPU_MP86955
M1109161-001	IC	U41,U52,U46,U48,U1000,U1001,U4,U55,U1013	IC-PWR, DC/DC CONV, MP86965	VR_GFXCPU_MP86965
MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1116117-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_EATON
M1117589-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_SUNLORD
M1126117-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_ITG

MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
X913175-001	IC	C1330,C1331,C1332,C1333,C1257,C1256	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
X913175-001	IC	C1263,C1260	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
M1070340-001	IC	C1330,C1331,C1332,C1333,C1257,C1256	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA
M1070340-001	IC	C1263,C1260	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA


VREGS: V_GFXCORE OUTPUT PHASE 3 & 4




VREGS: V_GFXCORE OUTPUT PHASE 5 & 6




VREGS: V_GFXCORE OUTPUT PHASE 7



VREGS: V_CPUCORE OUTPUT



```
VREGS:  V_MEMIO,  V_MEMPHY,  V_SOC  CONTROLLER
```





MP2926 RAIL ASSIGNMENTS		
RAIL 1:	V_MEMPHY	(POWER GROUP B)
RAIL 2:	V_MEMIO	(POWER GROUP A)
RAIL 3:	V_SOC	(POWER GROUP B)



MP2926 I2C ADDRESS				
	7-BIT BASE	R/W	I2C ADDR	8-BIT HEX
WRITE	010 0001	0	0X23	0X46
READ	010 0001	1	0X23	0X47

VREGS: V_MEMIO, V_MEMPHY, V_SOC SENSE

MP2926 RAIL ASSIGNMENTS		
RAIL 1:	V_MEMPHY	(POWER GROUP B)
RAIL 2:	V_MEMIO	(POWER GROUP A)
RAIL 3:	V_SOC	(POWER GROUP B)



```
VREGS:  V_MEMPHY  OUTPUT
```





MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X913175-001	IC	C1259, C1258, C1261, C1262, C110, C109	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
M1070340-001	IC	C1259, C1258, C1261, C1262, C110, C109	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA

MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1116117-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE EATON
M1117589-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE SUNLORD
M1126117-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE ITG


MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1079610-001	IC	U31,U62,U32,U60,U0,U59	IC-FWR, DC/DC CONV, MP86910C	VR_MEMSOC MP86910C
M1126229-001	IC	U31,U62,U32,U60,U0,U59	IC-FWR, DC/DC CONV, MP86912C	VR_MEMSOC MP86912C

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	VER
CONFIDENTIAL	Toledo SoC	46/59	46/59	E Retali	103

VREGS: V_MEMIO OUTPUT




VREGS: V_SOC OUTPUT



VREGS: V_3P3STBY_SOC


V_3P3STBY_SOC
NOM. VOLTAGE: 3.32




XXXXXXXX-001	MATL	REF	DES	DESCR.	BOM PROPERTY
M1082612-001	IND	L5		IND,PMC,1.5UH,20%,7.5MOHM,11A,SM,ISAT=12A,ITG	INDUCTOR_3P3STBY_ITG
M1123611-001	IND	L5		IND,PWW,1.5UH,20%,7.5MOHM,11A,SM,12A ISAT,SUNLORD	INDUCTOR_3P3STBY_SUNLORD
M1125599-001	IND	L5		IND,PWW,1.5UH,20%,7.5MOHM,11A,SM,2PIN,12A ISAT,CHILISIN	INDUCTOR_3P3STBY_CHILISIN

```
VREGS:  V_SOC1P8,  V_DRAM1P8
```


U914 IS A LINEAR REGULATOR STUFFING OPTION
IN CASE VDD18/SOC1P8 IS SENSITIVE TO RIPPLE VOLTAGE
THIS IS NOT EXPECTED TO BE NEEDED AS AMD HAS SINCE
PROVIDED A RIPPLE VOLTAGE REQUIREMENT OF <30MV PK-PK



L1661: MWSA0518 USED FOR LOWER HEIGHT




VREGS: V_SOCPHY, V_FUSE



CLOCK: PCIE 100MHZ SS

9FGL0651 SMBUS ADDRESS
1101 010 R/W HEX
WRITE 1101 010 0 0XD4
READ 1101 010 1 0XD5



POWER SUBJECT TO REVIEW

85 OHM DIFF OUTPUTS

R166 = 1K TO ACCOUNT FOR ~60KOHM COMBINED INPUT IMPEDANCE OF CLOCK GENS

MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 52/59	CSA PAGE 52/59	FAB E Retali	VER 103
---------------------------	----------------------------	---------------	----------------------	-----------------	------------

I2C BUFFER PREVENTS LEAKAGE PATH FROM SMBUS PULLUPS TO V_3P3_GATED THROUGH CLOCK GENERATORS


EN: 450K INTERNAL PU TO VCCA
V_3P3_SS_CLK HAS 10K PD TO GND

CLOCK: PCIE 100MHZ NS


```


9FGL04 SMBUS ADDRESS
      1101 000  R/W HEX
WRITE 1101 000   0 0XD0
READ  1101 000   1 0XD1

```



MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1115898-001	IC	Y0	XTAL,25MHZ,15PPM,8PF,3.2X2.5MM	XTAL_25MHZ_KDS
M1085687-001	IC	Y0	XTAL,25MHZ,15PPM,8PF,3.2X2.5MM	XTAL_25MHZ_TXC
M1115904-001	IC	Y0	XTAL,25MHZ,15PPM,8PF,3.2X2.5MM	XTAL_25MHZ_NDK





8		7		6		5		4		3		2		1			
MONITOR: M.2, CFEXPRESS																	
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			

DEBUG: VR HEADERS, TEST POINTS, CONNECTORS

D

D

C





C

B


B

A


A




LABELS AND MOUNTING




MEMIO/PHY/SOC HEATSINK MOUNTING PEMNUTS




TOPSIDE BOARD LEVEL SHIELD




BOTTOMSIDE BOARD LEVEL SHIELD




GND PADS FOR HEATSINK ALIGNMENT PINS



TOPSIDE INTELLIGENT LABEL TARGET



BOTTOMSIDE LABEL TARGET (BARCODE ONLY)



MXXXXXXX-001	MATL	REF	DES	DESCR.	BOM PROPERTY
M1090324-006	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,GI,FR4,FAB	PCB_GI	PCB_GI
M1125041-002	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,OSP,FR4,DEBUG RF, FAB	PCB_OSP_DEBUG_RF	PCB_OSP_DEBUG_RF
M1128163-001	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,OSP,FR4,RETAIL RF,FAB	PCB_OSP_RETAIL_RF	PCB_OSP_RETAIL_RF
M1128164-001	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,OSP,FR4,RETAIL NON-RF,FAB	PCB_OSP_RETAIL_NO_RF	PCB_OSP_RETAIL_NO_RF

USES DEBUG NETLIST
USES DEBUG NETLIST
USES RETAIL NETLIST
USES RETAIL NETLIST. INDUCTOR REMOVED BY LAYOUT

8		7		6		5		4		3		2		1				
BOM DEFINITIONS																		
D	BOM		DEFINITION															
	BOARD_LEVEL_SHIELD		POPULATES TOP AND BOTTOM BOARD LEVEL SHIELDS. POPULATES M.2 BOARD LEVEL SHIELD															
	COMMON		ALL COMPONENTS WITH NO BOM PROPERTY															
	DEBUG		COMPONENTS REQUIRED FOR BRING UP & DEBUG															
	DEBUG_HDT		HDT-RELATED DEBUG COMPONENTS															
	DEBUG_TP		DEBUG TEST HOOKS. POPULATE IF BUILDING BARE PCBAS															
C	DEBUG_HEADER		DEBUG HEADERS WITH HEIGHT CLEARANCE ISSUES WITH CHASSIS. POPULATE ONLY ON PCBAS NOT INTENEDED FOR USE IN A CONSOLE ASSEMBLY															
	DEBUG_SHUNT		COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL															
	GDDR6_BASE		DUMMY PLACE HOLDER FOR GDDR6/DRAM. NEVER USE THIS IN THE RECIPE FILE.															
	GDDR6_HYNIX		STUFFS HYNIX GDDR6															
	GDDR6_SAMSUNG		STUFFS SAMSUNG GDDR6															
	PCB_GI		FAB TYPE: GOLD															
	PCB_HG		FAB TYPE: HARD GOLD, RAISED PADS. FOR SOCKETED BOARDS															
	PCB_OSP		FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE GREEN SOLDERMASK															
	RETAIL		COMPONENTS STUFFED FOR A RETAIL CONSOLE. DO NOT USE WITH DEBUG															
	RF		STUFFS 2.4/5GHZ FILTERS FOR DESENSE MITIGATION															
	RTC_RETAIL		RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS															
	RTC_XDK		RTC CIRCUIT IMPLEMENTATION FOR XDK BOARDS															
	SOC_BASE		DUMMY PLACE HOLDER FOR SOC. NEVER USE THIS IN THE RECIPE FILE.															
	B	SOC_EMPTY		DOES NOT STUFF ARDEN														
SOC_INCLUDE		STUFFS ARDEN																
SPI_FLASH_BASE		DUMMY PLACE HOLDER FOR SPI FLASH. NEVER USE THIS IN THE RECIPE FILE.																
SPI_FLASH_MACRONIX		STUFFS MACRONIX SPI FLASH																
SPI_FLASH_WINBOND		STUFFS WINBOND SPI FLASH																
VR_FIXED		SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO																
VR_HEATSINK		STUFFS PEMNUTS FOR MOUNTING VRM HEATSINK (BARE PCBAS ONLY)																
INDUCTOR_CORE_BASE		DUMMY PLACE HOLDER FOR HIGH POWER SOC INDUCTORS. NEVER USE THIS IN THE RECIPE FILE																
INDUCTOR_CORE_CHILISIN		STUFFS CHILISIN INDUCTORS FOR HIGH POWER SOC DOMAINS																
INDUCTOR_CORE_EATON		STUFFS EATON INUDCTORS FOR HIGH POWER SOC DOMAINS																
INDUCTOR_CORE_SUNLORD		STUFFS SUNLORD INUDCTORS FOR HIGH POWER SOC DOMAINS																
A		VR_GFXCPU_BASE		DUMMY PLACE HOLDER FOR GFX/CPU POWER STAGES. NEVER USE THIS IN THE RECIPE FILE														
		VR_GFXCPU_MP86955		STUFFS GFX/CPU POWER STAGES WITH THE MP86955 (8" WAFER QUAL)														
		VR_GFXCPU_MP86965		STUFFS GFX/CPU POWER STAGES WITH THE MP86955 (12" WAFER QUAL)														
	XTAL_25MHZ_BASE		DUMMY PLACE HOLDER FOR 25MHZ XTAL. NEVER USE THIS IN THE RECIPE FILE															
	XTAL_25MHZ_KDS		STUFFS 25MHZ XTAL WITH THE KDS PART															
	XTAL_25MHZ_NDK		STUFFS 25MHZ XTAL WITH THE NDK PART															
	XTAL_25MHZ_TXC		STUFFS 25MHZ XTAL WITH THE TXC PART															
	HDMI_LOAD_SWITCH_BASE		DUMMY PLACE HOLDER FOR HDMI LOAD SWITCH. NEVER USE THIS IN THE RECIPE FILE															
	HDMI_LOAD_SWITCH_DIODES		STUFFS HDMI LOAD SWITCH WITH DIODES INC QUAL PART															
	HDMI_LOAD_SWITCH_ST		STUFFS HDMI LOAD SWITCH WITH STMICRO QUAL PART															
	HDMI_LOAD_SWITCH_TI		STUFFS HDMI LOAD SWITCH WITH TEXAS INSTRUMENTS QUAL PART															
	VR_MEMSOC_BASE		DUMMY PLACE HOLDER FOR MEMIO/MEMPHY/SOC POWER STAGES. NEVER USE THIS IN THE RECIPE FILE															
	VR_MEMSOC_MP86910C		STUFFS MEMIO/MEMPHY/SOC POWER STAGES WITH THE MP86910C (8" WAFER QUAL)															
	VR_MEMSOC_MP86912C		STUFFS MEMIO/MEMPHY/SOC POWER STAGES WITH THE MP86912C (12" WAFER QUAL)															
												MICROSOFT CONFIDENTIAL		PROJECT NAME Toledo SoC		PAGE 59/59	CSA PAGE 59/59	VER 1.03
8		7		6		5		4		3		2		1				